PMC-6SDI
16-Bit, 6-Channel Sigma-Delta Analog Input PMC
With 220 KSPS Sample Rate per Channel, and 2 Independent Clocks

Features Include:
- Sigma-Delta Conversion; Eliminates External Antialiasing Filters in Most Applications
- High Effective Sampling Rate; 64 Times the Effective Rate of Successive Approximation Converters Operating at the Same Conversion Rate
- Integral Antialiasing Input Filters Reject Out-of-Band Interference Components
- 8.000 kHz Sample Rate for Telephony Applications
- Six 16-Bit Analog Input Channels; Dedicated Sigma-Delta Converter per Channel
- Sample Rates Selectable from 5K to 220K Samples per Second per Channel
- Two Independent Sample-Rate Generators; Adjustable with 0.2 Percent Resolution
- External LVDS Clock and Sync Inputs and Outputs Permit Synchronous Converter Operation, and Support Multiboard Synchronization
- Input Ranges Selectable as ±1.25V, ±2.5V, ±5V or ±10V; Input Mode Configurable as Differential or Single-Ended
- 64K-Sample FIFO Buffer. All Data is Channel-Tagged.
- 2-Channel DMA Engine Supports Block-mode and Demand-mode transfers from Data Buffer
- Universal 3.3V / 5V Signaling
- Harmonic Sampling Supported, with Clocking Ratios Between Channels from 1 to 32
- Autocalibration Uses Hardware Correction; No missing Codes Introduced
- Integral Shield Assures Minimum Susceptibility to Radiated Noise in PMC Environments

Applications Include:
- Audio Processing
- Telephony
- Acoustics
- Wideband Analog Inputs
- Frequency Analysis
- Environmental Test Systems

REV 032505
A PCI interface adapter provides the interface between the controlling PCI bus and the internal local controller through a 32-bit local bus (Figure 1). Each of the six input channels contains an input buffer, an adaptive digital-image filter, and a dedicated sigma-delta A/D converter (ADC). The inputs can be configured for either differential or single-ended operation, or an internal voltage reference can be applied to all channels to support selftest operations and autocalibration. Gain and offset trimming of the input channels is performed by calibration DAC’s that are loaded with channel correction values during autocalibration. The use of calibration DAC’s eliminates the missing codes that occur when analog input channels are calibrated exclusively in the digital domain.

Each ADC contains a digital antialiasing filter that rejects out-of-band signals above approximately 48 percent of the selected sample rate. Lowpass analog input filters remove those interference signals that fall within the harmonic images of the digital filter, the first of which occurs at 64 times the sample rate.

Two independent sample-rate clock generators are individually adjustable from 8 MHz to 16 MHz, and are divided down within the local controller to provide individual channel sample rates from 5 KSPS to 220 KSPS. Conversion data from all active channels is transferred to the PCI bus through a 64K-sample data buffer that has a software-controlled threshold for generating interrupt requests.

Multiple channels can be synchronized to perform synchronous sampling, either by a software command, or by external hardware sync and clock input signals. Multiple boards can be daisy-chained together for synchronous operation from a common clock.

Functional Overview

The board is functionally compatible with the IEEE PCI local bus specification Revision 2.2, and supports the "plug-n-play" initialization concept. System input/output connections are made at the front panel through a high-density 40-pin dual-ribbon connector. Power requirements consist of +5 VDC, in compliance with the PCI specification, and operation over the specified temperature range is achieved with conventional air cooling.
Performance Specifications

At +25 °C, with specified operating voltages.

Input Channel Characteristics:

Configuration: 6 input channels, software controlled as differential or single-ended. Optional 2-channel and 4-channel configurations available.
Voltage Range: Software Configurable as ±1.25 Volts, ±2.5 Volts, ±5 Volts or ±10 Volts
Input Impedance: 1.0 Megohm typical, in parallel with 20 pF. 2 Megohms line-line.
Common Mode Rejection: 80 dB, DC-60 Hz (Differential mode)
Common Mode Range: ±10 Volts with zero normal-mode input
Offset Voltage: ±0.6 millivolts, maximum
Noise: 1.5LSB-RMS on all ranges, 10Hz-100KHz, typical.
Overvoltage Protection: ±30-Volt transient with power applied; ±15 Volts with power removed

Transfer Characteristics:

Resolution: 16 Bits (0.0015 percent of FSR)
Sample Rate: 5,000 to 220,000 samples/second/channel. (See Sample Rate Generators)
Oversampling Factor: x64
DC Accuracy: (Maximum composite error)

<table>
<thead>
<tr>
<th>Range</th>
<th>Midscale Accuracy</th>
<th>±Fullscale Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td>±10V</td>
<td>±1.2mv</td>
<td>±5.2mv</td>
</tr>
<tr>
<td>±5V</td>
<td>±1.1mv</td>
<td>±3.1mv</td>
</tr>
<tr>
<td>±2.5V</td>
<td>±0.9mv</td>
<td>±2.2mv</td>
</tr>
<tr>
<td>±1.25V</td>
<td>±0.8mv</td>
<td>±1.5mv</td>
</tr>
</tbody>
</table>

Small Signal Bandwidth: DC to approximately 48 percent of the selected sample rate
Power Bandwidth: DC to 2*10^6 Hz-Vpp minimum. Accepts 100kHz input at 20 VPP.
Crosstalk Rejection: 84 dB typical, DC-10 kHz
Antialias Filtering: Each ADC provides internal digital antialias filtering at approximately 48 percent of the selected sample rate. This digital filter is supported by a multi-pole analog filter that rejects interference at the harmonic images of the digital filter. The cutoff frequency of the analog filter in each channel is optimized automatically in response to the selected sample rate.
Integral Nonlinearity: ±0.003 percent of FSR, typical
Differential Nonlinearity: ±0.0015 percent of FSR, maximum
Total Harmonic Distortion: 84 dB typical, from DC to 40 percent of sample rate

Operating Modes and Controls

Organization: Two 3-channel analog input groups, and two sample rate generators. Each channel group can operate from either rate generator. The sample rate for each individual channel is selected by dividing the frequency of the assigned rate generator by any integer from 1 through 32.
Sample Rate Generators: Two independent internal rate generators, each adjustable from 16-32 MHz, are divided by 128 to provide two independent sample rate sources. Subsequent division by an integer from 1 to 32 for each channel provides sample rates from 3.9 KSPS to 250 KSPS. (Specified performance is guaranteed only within the range from 5 KSPS to 220 KSPS). Settling time when changing frequencies is approximately 20 ms, and settling completion is selectable as an interrupt event. Setting resolution is 0.2 percent or less, and setting accuracy is ±0.08 percent*.

* An 8000.0±0.4Hz sampling rate is selectable for telephony applications.

External Clock I/O: An LVDS hardware output clock can be derived either from a 16-32 MHz LVDS external hardware input clock or from an internal rate generator. The external clock input can be selected as the rate generator for any or all channels. Multiple boards can be locked to a common clock by daisy-chaining the output clock from each board to the input clock of the next board in the chain. This requires a split I/O cable. The number of boards that can be chained together varies with the sample rate, from 5 boards at 220 KSPS to 100 boards at 5 KSPS.

Synchronization: Sampling can be synchronized within each channel group through software, or each group can be synchronized to an external LVDS hardware sync input. By using the daisy-chain configuration described for External Clock I/O, hardware sync inputs and outputs can be used to synchronize the sampling among multiple boards.

Harmonic Sampling: Harmonic sampling ratios are implemented by adjusting the sample rates of channels within a group to specific fractions of the assigned rate generator frequency. (See Sample Rate Generators).

Data Format: Software selected as either offset binary or two's complement

Channel Tags: Each input data value is appended with a 2-bit channel identification tag.

Buffer Size Register: Contains the total number of samples present in the input data buffer.

Buffer Threshold Flags: A threshold flag is asserted when the number of samples in the input data buffer equals or exceeds the selected threshold. The buffer threshold can be any integer from 0000 to FFFEh.

Autocalibration

During autocalibration, all input channels are calibrated to a precision internal voltage reference. Autocalibration occurs automatically during initialization, and can be invoked at any time after initialization by asserting a single control bit. Once initiated, autocalibration runs to completion without further involvement of the host, and has a duration of approximately 2-5 seconds. Completion of autocalibration is selectable as an interrupt event.
PCI Compatibility:
Conforms to PCI Specification 2.3, with D32, 33MHz read/write transactions.
Universal 3.3V / 5V signaling.
Single, multifunction interrupt.
Supports 2-Channel DMA transfers from buffer as bus master; using block and demand mode transfers.

Board Control and Data Registers (D32 Access)
- Board Control/Status Register: Determines the principal operating mode.
- Rate Generator Registers: Select rate generator frequencies.
- Channel Control Registers: Control the clock sources and sample rates for all input channels.
- Input Data Buffer: 64K by 18-Bit FIFO buffer.
- Buffer Threshold: Selects the input data buffer threshold.
- Interrupt Control: Interrupt source control and status.

Analog Input Buffer
Analog input data is read through a 64K-sample FIFO buffer as a 19-Bit data field for each input sample. The data field contains a 16-Bit conversion value and a 2-Bit channel tag. A threshold flag occurs when the associated buffer contains a number of data samples that exceeds a software-selected threshold from 0000h to FFFEh, and can be used to generate empty and full flags.

Mechanical and Environmental Characteristics

Power Requirements
- +5VDC ±0.2 VDC at 1.4 Amps maximum, 1.1 Amps typical.
- Power Dissipation: Side-1: 5.5 Watts maximum, 4.5 Watts typical,
  Side 2: 1.3 Watts maximum, 0.9 Watt typical.

Physical Characteristics
- Height: 13.5 mm (0.53 in)
- Depth: 149.0 mm (5.87 in)
- Width: 74.0 mm (2.91 in)
- Shield: Side 1 is protected by an EMI shield.

Environmental Specifications
- Ambient Temperature Range: Operating: 0 to +65 degrees Celsius inlet air
  Storage: -40 to +85 degrees Celsius
- Relative Humidity: Operating: 0 to 80%, non-condensing
  Storage: 0 to 95%, non-condensing
- Altitude: Operation to 10,000 ft.

Cooling Requirements
- Conventional air cooling; 200 LPFM (typical mezzanine environment).
**Ordering Information**

Specify the basic product model number (PMC-6SDI), followed by an option suffix "-A-B", as indicated below. For example, model number PMC-6SDI-6-24M describes a board with 6 input channels and optimization for 8kHz telephony sampling.

<table>
<thead>
<tr>
<th>Optional Parameter</th>
<th>Value</th>
<th>Specify Option As:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Input Channels:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 Channels</td>
<td>A = 2</td>
<td></td>
</tr>
<tr>
<td>4 Channels</td>
<td>A = 4</td>
<td></td>
</tr>
<tr>
<td>6 Channels</td>
<td>A = 6</td>
<td></td>
</tr>
<tr>
<td>Telephony Optimization *</td>
<td>Standard Rates</td>
<td>B = (Blank)</td>
</tr>
<tr>
<td></td>
<td>8 kHz Optimization</td>
<td>B = 24M</td>
</tr>
<tr>
<td>Initiator External Clocking (Check for availability)</td>
<td>Target-only external clocking</td>
<td>C = (Blank)</td>
</tr>
<tr>
<td></td>
<td>Initiator and Target External clocking</td>
<td>C = EXT</td>
</tr>
</tbody>
</table>

* An 8 kHz sampling frequency is directly selectable in upgraded products. Contact GSC Sales for details.

**System I/O Connections**

**Table 1. System Connector Pin Functions**

<table>
<thead>
<tr>
<th>PIN</th>
<th>SIGNAL</th>
<th>PIN</th>
<th>SIGNAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CLOCK INPUT LO</td>
<td>1</td>
<td>CLOCK OUTPUT LO</td>
</tr>
<tr>
<td>2</td>
<td>CLOCK INPUT HI</td>
<td>2</td>
<td>CLOCK OUTPUT HI</td>
</tr>
<tr>
<td>3</td>
<td>DIGITAL RETURN</td>
<td>3</td>
<td>DIGITAL RETURN</td>
</tr>
<tr>
<td>4</td>
<td>DIGITAL RETURN</td>
<td>4</td>
<td>DIGITAL RETURN</td>
</tr>
<tr>
<td>5</td>
<td>SYNC INPUT LO</td>
<td>5</td>
<td>SYNC OUTPUT LO</td>
</tr>
<tr>
<td>6</td>
<td>SYNC INPUT HI</td>
<td>6</td>
<td>SYNC OUTPUT HI</td>
</tr>
<tr>
<td>7</td>
<td>VTEST RETURN</td>
<td>7</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>8</td>
<td>VTEST OUTPUT</td>
<td>8</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>9</td>
<td>INPUT CHAN 02 LO</td>
<td>9</td>
<td>INPUT CHAN 05 LO</td>
</tr>
<tr>
<td>10</td>
<td>INPUT CHAN 02 HI</td>
<td>10</td>
<td>INPUT CHAN 05 HI</td>
</tr>
<tr>
<td>11</td>
<td>INPUT RETURN</td>
<td>11</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>12</td>
<td>INPUT RETURN</td>
<td>12</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>13</td>
<td>INPUT CHAN 01 LO</td>
<td>13</td>
<td>INPUT CHAN 04 LO</td>
</tr>
<tr>
<td>14</td>
<td>INPUT CHAN 01 HI</td>
<td>14</td>
<td>INPUT CHAN 04 HI</td>
</tr>
<tr>
<td>15</td>
<td>INPUT RETURN</td>
<td>15</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>16</td>
<td>INPUT RETURN</td>
<td>16</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>17</td>
<td>INPUT CHAN 00 LO</td>
<td>17</td>
<td>INPUT CHAN 03 LO</td>
</tr>
<tr>
<td>18</td>
<td>INPUT CHAN 00 HI</td>
<td>18</td>
<td>INPUT CHAN 03 HI</td>
</tr>
<tr>
<td>19</td>
<td>INPUT RETURN</td>
<td>19</td>
<td>INPUT RETURN</td>
</tr>
<tr>
<td>20</td>
<td>INPUT RETURN</td>
<td>20</td>
<td>INPUT RETURN</td>
</tr>
</tbody>
</table>

**Figure 2. System Input/Output Connector**

System Mating Connector:
Robinson Nugent # P50E-040-S-TG or equivalent.

General Standards Corporation assumes no responsibility for the use of any circuits in this product. No circuit patent licenses are implied. Information included herein supersedes previously published specifications on this product and is subject to change without notice.