PMC64-HPDI32ALT
High-speed 64 Bit Parallel Digital I/O PCI Board
100 to 400 Mbytes/s Cable I/O with PCI-DMA engine

Features Include:

- 200 Mbytes per second (max) input transfer rate via the front panel connector (TTL I/O transceivers)
- 200 Mbytes per second input transfer rate via the front panel connector (LVDS transceivers)
- 264 Mbytes per second PCI transfer rate in burst mode.
- A single board can interface to a wide variety of external high-speed devices.
- "Deep FIFO buffers" (up to 512 Kbytes) allow data bursts to be transferred over the PCI bus independent of transfers over the cable.
- 64-Bit data transfers on the PCI bus.
- On-board cable controller, FIFOs, and DMA engine provide for continuous data transfer capability.
- Data input/output clock rate up to 50 MHz
- Data input/output width of 32 bits
- 64-Bit, 66MHz PCI v2.2 compliant
- "Program-and-forget" DMA engine handles D64 transfers, also DMA Chaining
- Sample code, Vx Works®, Windows 98®, Windows 2000®, Windows XP®, Linux®, Lab VIEW®, and Windows NT® drivers are available
- Interrupts available upon DMA-completion, FIFO status, cable status, frame-valid and line-valid.
- External interrupt input line
- 7 bi-directional signals can be user defined and programmed by the factory to accommodate almost any handshaking protocol (Contact factory).

Applications Include:

- High speed data acquisition and control
- Point-to-Point PCI-to-PCI bus communication
- High-speed video data capture
- General Purpose Parallel DMA interface
- Development and research
Overview:

The PMC64-HPDI32ALT board is a very high speed parallel digital input/output board. The card provides for data I/O via the cable at 200 Mbytes per second for both TTL & LVDS transceivers and can transfer data indefinitely without host intervention. The board employs General Standards’ high performance PCI-DMA (PLX) engine. The PCI-DMA is easily set up and operated by writing only a few programming instruction statements to the board. Once the link between the PMC64-HPDI32ALT board and the external customer device is established, the desired data transfers between the two devices are performed and are transparent to the user. The board employs TTL or LVDS transceivers and the data path is 32 bits wide. The board will interface to a wide variety of digital I/O devices.

Functional Description:

The PMC64-HPDI32ALT board includes the PCI-DMA engine, FIFO memory, a 32-Bit cable input/output controller, and cable receivers (LVDS or TTL). The DMA engine is capable of transferring data to host memory using D64 block transfers; while the FIFO memory provides continuous transmission of data without interrupting the DMA transfers or requiring intervention from the Host CPU.

After the DMA is initialized and started, the Host CPU will be free to proceed with other duties and will need to only respond to interrupts.

The board also includes interrupt generation for interface flexibility and end-of-transfer indication. Interrupts are also available to indicate FIFO status (Transmit and Receive FIFO almost-empty and almost-full), cable status, and frame and line valid for easy manipulation of the cable interface.

The PMC64-HPDI32ALT also offers 7 Bi-directional signals that can be customized to accommodate almost any handshaking protocol. General Standards routinely modifies the cable protocol to meet the customer’s exact interface protocol.
**Cable Interface:**

The cable interface provides for very high-speed reception of data (up to 200 Mbytes/sec). The cable interface provides for a data interface width of 32 bits. The data receivers are TTL or LVDS. The PMC64-HPDI32ALT board offers different cable transfer protocols that can be software defined to accommodate almost any handshake protocol desired. An example handshake protocol is shown in the following timing diagram.

**Note:** Data is transmitted on the rising edge of the Transmit clock and received on the negative edge of the receive clock.
**High Performance Architecture:**

The board is designed for the highest performance level using conventional (and moderately priced) components. The PCI-DMA engine is designed to require minimal intervention from the host; it provides for high-speed transfers between the FIFO and PCI memory using DMA instructions stored in RAM. Data is transferred from the cable to the FIFO using a high-speed dedicated I/O controller.

### SPECIFICATIONS

**DMA Transfer Rates**

- Transfer Rate over cable (TTL Transceivers):
  200 Mbytes/sec at 50 MHz clock rate and 32-bit cable interface.
- Transfer Rate over cable (LVDS Transceivers):
  200 Mbytes/sec (max) at 50MHz and 32 bit.
- PCI transfer rate from on-board FIFO to PCI:
  264 Mbytes/sec max
- Data transfers over the cable do not interrupt data transfers over PCI since data is decoupled using FIFO buffering.

**DMA Start Latency** (when started by cable input or by CPU)

Initialization and DMA start: less than 1 microsecond typ.

**FIFO Memory**

The FIFOs on the PMC64-HPDI32ALT are used for buffering the transmit or receive data. There is a total of eight FIFOs on the board; 1 set of 4 for transmit, and 1 set of 4 for receive. Each set consists of 32 bits of data and 4 status flags. The receive FIFOs are loaded by the cable receive control logic and read by either the CPU or the DMA.

The transmit FIFOs are loaded by either the CPU or the DMA and read by the cable transmit control logic. The 4 status flags that accompany the FIFOs are all active low (‘0’ being TRUE) and are as follows: Empty, Almost Empty, Almost Full, Full. The Almost Empty and the Almost Full status flags can be programmed by the software to become true at most desired levels.
Cable Interface Transceivers

**TTL levels**

The Transmit Output Voltages are:
- High > 2.5V
- Low > 0.6V

The Receive Input Voltages are:
- High > 2.0V
- Low > 0.8V

Output sink capability 64MA, Source capability 32MA

**LVDS levels**

Low Voltage Differential Signaling uses ±140-360mV Output Differential Voltage on a +1-1.65 Offset Voltage. The Receiver Input Threshold is ±100 mV. The low propagation delay of the transceivers allows the high data transmission rates. The transceivers are configured in Bi-Directional Half-Duplex Receiver with termination resistors. The Termination resistors can be removed for Multidrop Configurations.

---

**PCI INTERFACE**

- **Compatibility:** Conforms to 64-Bit 66MHz PCI Specification v2.2, with D64 read/write transactions.
  - Supports "plug-n-play" initialization.
  - Single multifunction interrupt.
  - Supports DMA transfers as bus master.
MECHANICAL AND ENVIRONMENTAL SPECIFICATIONS

- **Power Requirements**
  +5.0 VDC ±0.20 VDC at 4.5 Amps, maximum

- **Physical Dimensions (Excluding panel bracket)**
  - Length: 149 mm
  - Width: 74 mm

- **Environmental Specifications**
  - Ambient Temperature Range:
    - Operating: 0 to +55 degrees Celsius
    - Storage: -40 to +85 degrees Celsius
  - Relative Humidity:
    - Operating: 0 to 80%, non-condensing
    - Storage: 0 to 95%, non-condensing
  - Altitude:
    - Operation to 10,000 ft.

- **Cooling Requirements**
  200 LFPM minimum air flow across component side of board;

ORDERING INFORMATION

Specify the basic product model number (PMC64-HPDI32ALT-XXXK), where "X" is an option code as indicated below. For example, model number PMC64-HPDI32ALT-256K describes a board with a total of 256Kbytes of FIFO buffering.

**Other Examples Follow:**

- PMC64-HPDI32ALT-64K with 8K x 32-bit FIFOs on each channel (both Tx & Rx, 64K byte total);
- PMC64-HPDI32ALT-256K with 32K x 32-bit FIFOs on each channel (both Tx & Rx, 256K byte total);
- PMC64-HPDI32ALT-512K with 64K x 32-bit FIFOs on each channel (both Tx & Rx, 512K byte total);
- PMC64-HPDI32ALT-1M with 128K x 32-bit FIFOs on each channel (both Tx & Rx, 1M byte total);

**LVDS cable transceiver version:**

- PMC64-HPDI32ALT-64K-LVDS with 8Kx32-bit FIFOs on each channel, (both Tx & Rx,64K bytes total);
- PMC64-HPDI32ALT-256K- LVDS with 32Kx32-bit FIFOs on each channel, (both Tx & Rx,256K byte total);
- PMC64-HPDI32ALT-512K- LVDS with 64Kx32-bit FIFOs on each channel, (both Tx & Rx,512K byte total);
- PMC64-HPDI32ALT-1M- LVDS with 128Kx32-bit FIFOs on each channel (both Tx & Rx, 1M byte total);
<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Cable Signal Name</th>
<th>Pin No.</th>
<th>Cable Signal Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CABLE CLK +</td>
<td>41</td>
<td>CABLE D12 +</td>
</tr>
<tr>
<td>2</td>
<td>CABLE CLK -</td>
<td>42</td>
<td>CABLE D12 -</td>
</tr>
<tr>
<td>3</td>
<td>CABLE COMMAND D0 +</td>
<td>43</td>
<td>CABLE D13 +</td>
</tr>
<tr>
<td>4</td>
<td>CABLE COMMAND D0 -</td>
<td>44</td>
<td>CABLE D13 -</td>
</tr>
<tr>
<td>5</td>
<td>CABLE COMMAND D1 +</td>
<td>45</td>
<td>CABLE D14 +</td>
</tr>
<tr>
<td>6</td>
<td>CABLE COMMAND D1 -</td>
<td>46</td>
<td>CABLE D14 -</td>
</tr>
<tr>
<td>7</td>
<td>CABLE COMMAND D2 +</td>
<td>47</td>
<td>CABLE D15 +</td>
</tr>
<tr>
<td>8</td>
<td>CABLE COMMAND D2 -</td>
<td>48</td>
<td>CABLE D15 -</td>
</tr>
<tr>
<td>9</td>
<td>CABLE COMMAND D3 +</td>
<td>49</td>
<td>CABLE D16 +</td>
</tr>
<tr>
<td>10</td>
<td>CABLE COMMAND D3 -</td>
<td>50</td>
<td>CABLE D16 -</td>
</tr>
<tr>
<td>11</td>
<td>CABLE COMMAND D4 +</td>
<td>51</td>
<td>CABLE D17 +</td>
</tr>
<tr>
<td>12</td>
<td>CABLE COMMAND D4 -</td>
<td>52</td>
<td>CABLE D17 -</td>
</tr>
<tr>
<td>13</td>
<td>CABLE COMMAND D5 +</td>
<td>53</td>
<td>CABLE D18 +</td>
</tr>
<tr>
<td>14</td>
<td>CABLE COMMAND D5 -</td>
<td>54</td>
<td>CABLE D18 -</td>
</tr>
<tr>
<td>15</td>
<td>CABLE COMMAND D6 +</td>
<td>55</td>
<td>CABLE D19 +</td>
</tr>
<tr>
<td>16</td>
<td>CABLE COMMAND D6 -</td>
<td>56</td>
<td>CABLE D19 -</td>
</tr>
<tr>
<td>17</td>
<td>CABLE D0 +</td>
<td>57</td>
<td>CABLE D20 +</td>
</tr>
<tr>
<td>18</td>
<td>CABLE D0 -</td>
<td>58</td>
<td>CABLE D20 -</td>
</tr>
<tr>
<td>19</td>
<td>CABLE D1 +</td>
<td>59</td>
<td>CABLE D21 +</td>
</tr>
<tr>
<td>20</td>
<td>CABLE D1 -</td>
<td>60</td>
<td>CABLE D21 -</td>
</tr>
<tr>
<td>21</td>
<td>CABLE D2 +</td>
<td>61</td>
<td>CABLE D22 +</td>
</tr>
<tr>
<td>22</td>
<td>CABLE D2 -</td>
<td>62</td>
<td>CABLE D22 -</td>
</tr>
<tr>
<td>23</td>
<td>CABLE D3 +</td>
<td>63</td>
<td>CABLE D23 +</td>
</tr>
<tr>
<td>24</td>
<td>CABLE D3 -</td>
<td>64</td>
<td>CABLE D23 -</td>
</tr>
<tr>
<td>25</td>
<td>CABLE D4 +</td>
<td>65</td>
<td>CABLE D24 +</td>
</tr>
<tr>
<td>26</td>
<td>CABLE D4 -</td>
<td>66</td>
<td>CABLE D24 -</td>
</tr>
<tr>
<td>27</td>
<td>CABLE D5 +</td>
<td>67</td>
<td>CABLE D25 +</td>
</tr>
<tr>
<td>28</td>
<td>CABLE D5 -</td>
<td>68</td>
<td>CABLE D25 -</td>
</tr>
<tr>
<td>29</td>
<td>CABLE D6 +</td>
<td>69</td>
<td>CABLE D26 +</td>
</tr>
<tr>
<td>30</td>
<td>CABLE D6 -</td>
<td>70</td>
<td>CABLE D26 -</td>
</tr>
<tr>
<td>31</td>
<td>CABLE D7 +</td>
<td>71</td>
<td>CABLE D27 +</td>
</tr>
<tr>
<td>32</td>
<td>CABLE D7 -</td>
<td>72</td>
<td>CABLE D27 -</td>
</tr>
<tr>
<td>33</td>
<td>CABLE D8 +</td>
<td>73</td>
<td>CABLE D28 +</td>
</tr>
<tr>
<td>34</td>
<td>CABLE D8 -</td>
<td>74</td>
<td>CABLE D28 -</td>
</tr>
<tr>
<td>35</td>
<td>CABLE D9 +</td>
<td>75</td>
<td>CABLE D29 +</td>
</tr>
<tr>
<td>36</td>
<td>CABLE D9 -</td>
<td>76</td>
<td>CABLE D29 -</td>
</tr>
<tr>
<td>37</td>
<td>CABLE D10 +</td>
<td>77</td>
<td>CABLE D30 +</td>
</tr>
<tr>
<td>38</td>
<td>CABLE D10 -</td>
<td>78</td>
<td>CABLE D30 -</td>
</tr>
<tr>
<td>39</td>
<td>CABLE D11 +</td>
<td>79</td>
<td>CABLE D31 +</td>
</tr>
<tr>
<td>40</td>
<td>CABLE D11 -</td>
<td>80</td>
<td>CABLE D31 -</td>
</tr>
</tbody>
</table>

*TTL- Negative side of each signal is connected to signal return (Ground).

General Standards Corporation assumes no responsibility for the use of any circuits in this product. No circuit patent licenses are implied. Information included herein supersedes previously published specifications on this product and is subject to change without notice.