
# High Performance Bus Interface Solutions

# PMC-16AIO

# 16-Bit Analog Input/Output PMC Board

With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port



#### Features Include:

- 32 Single-Ended or 16 Differential 16-Bit Scanned Analog Input Channels
- 4 Analog Output Channels, 16-Bit D/A Converter per Channel
- 16-Bit Bi-directional Digital Port with Two Auxiliary I/O Lines
- Software-Selectable Analog Input/Output Ranges of  $\pm 10V$ ,  $\pm 5V$  or  $\pm 2.5V$
- Available also with 16 High-Level analog input channels, for monitoring high-level digital inputs. ±60V, ±30V, or ±15V; Configurable as 16 single-ended channels or 8 differential channels.
- Independent 32K-Sample Analog Input and Output FIFO Buffers
- 300K Samples per Second Aggregate Analog Input Sample Rate
- Multiple-Channel and Single-Channel Input Scanning Modes
- Low Crosstalk, Noise and Input Bias Current; Buffer Amplifiers on all Analog Input Lines
- 300K Samples per Second per Channel Analog Output Clocking Rate (1200 KSPS Aggregate Rate)
- Supports Waveform and Arbitrary Function Generation; Continuous and One-shot Modes
- Internal Rate Generator Controls Input Sampling, Output Sampling, or Both Simultaneously
- Supports Multiboard Synchronization of Analog Inputs and Outputs
- Internal Auto calibration of Analog Input and Output Channels
- Continuous and Burst (One-Shot) Input and Output Modes
- DMA Engine Minimizes Host I/O Overhead
- Supports Universal 5V/3.3V Signaling for the PCI Bus

# Applications:

☐ Data Acquisition Systems	☐ Automatic Test Equipment
☐ Industrial Robotics	☐ Function and Waveform Generation
☐ Precision Voltage Sourcing and Measurement	☐ Research Instrumentation

# High Performance Bus Interface Solutions

REV 060208p

## Functional Description:

The PMC-16AIO board provides cost effective high-speed 16-bit analog input/output resources on a standard single-width PMC module. Four analog output channels can be updated either synchronously or asynchronously, and support waveform generation. Internal autocalibration networks permit calibration to be performed without removing the board from the system. Software-controlled test configurations include a loopback mode for monitoring all analog output channels. Gain and offset correction of the analog input and output channels is performed by calibration DAC's that are loaded with channel correction values during autocalibration. A digital I/O port provides 16 bidirectional data lines and two auxiliary I/O lines.

The analog inputs are software-configurable either as 32 single-ended channels or as 16 differential signal pairs. Buffer amplifiers on all input lines eliminate multiplexer input switching noise, and minimize crosstalk and input bias currents. Analog input data accumulates in a 32K-sample buffer until retrieved by the PCI bus. Each of the four analog output channels contains a dedicated 16-bit D/A converter and an output range control network. The board receives analog output data from the PCI bus through a 32K-sample FIFO buffer.




Figure 1. PMC-16AIO; Functional Organization

The board is functionally compatible with the IEEE PCI local bus specification Revision 2.2, and supports the "plug-n-play" initialization concept. System input/output connections are made at the panel bracket through a high-density 68-pin connector. Power requirements consist of +5 VDC, in compliance with the PCI specification, and operation over the specified temperature range is achieved with conventional convection cooling.

# High Performance Bus Interface Solutions

### **ELECTRICAL SPECIFICATIONS**

At +25 °C, with specified operating voltages

### ANALOG INPUT CHANNELS

**□** Input Characteristics:

Configuration: 32 input lines, configurable as 32 single-ended or 16 differential channels

Voltage Ranges: Software configurable as  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5$  Volts

Input Impedance: 1.0 Megohms line-to-ground, 2.0 Megohms line-to-line, in parallel with 100Pfd.

Independent of scan rate. (180K  $\pm$ 20K Line-to ground for High-Level inputs).

Bias Current: 80 nanoamps maximum

Signal to Noise (SNR): 80 dB typical

Common Mode Rejection: 60 dB typical, DC-60 Hz, differential input mode. (30dB for High-Level inputs).

Common Mode Range: ±10 Volts; differential input configuration. (±60 Volts for High-Level inputs).

Overvoltage Protection: Standard: ±30 Volts with power applied; ±15 Volts with power removed

( $\pm 70$  Volts for High-Level inputs).

□ Transfer Characteristics:

Resolution: 16 Bits; 0.0015 percent of FSR

Maximum Conversion Rate: 300K conversions per second, minimum

Channels per scan: 2, 4, 8, 16, or 32 Channels per scan (32 channels available only in single-ended mode)

Maximum Scan Rate: 75K scans per second in multiple-channel mode. 150 KSPS in 2-Channel mode.

300KSPS in single-channel mode. Scan rate equals the conversion rate divided by the

number of channels per scan.

Minimum Scan Rate: 400 scans per second, using a single internal rate generator; 0.007SPS using both

generators. Zero, using a software sync flag or an externally supplied sync input.

DC Accuracy: Standard Inputs:

(Maximum composite error, referred to inputs)

Range Midscale Accuracy ±Fullscale Accuracy ±4.2mV

±4.2mV

 $\pm 10V$   $\pm 3.2 \text{mV}$   $\pm 4.2 \text{mV}$   $\pm 5V$   $\pm 2.3 \text{mV}$   $\pm 2.8 \text{mV}$   $\pm 2.5 \text{V}$   $\pm 1.6 \text{mV}$   $\pm 2.0 \text{mV}$ 

<u>High-Level Inputs:</u>

 $\begin{array}{ccc} \underline{Range} & \underline{Midscale\ Accuracy} \\ \pm 60V & \pm 30 mV & \\ \end{array} \qquad \begin{array}{ccc} \underline{\pm Fullscale\ Accuracy} \\ (\pm 6\%\ of\ Range) \end{array}$ 

 $\pm 30V$   $\pm 17mV$   $\pm 15V$   $\pm 10mV$ 

Crosstalk Rejection: 85dB, DC-10kHz

Integral Nonlinearity:  $\pm 0.003$  percent of FSR, maximum Differential Nonlinearity:  $\pm 0.0015$  percent of FSR, maximum

# High Performance Bus Interface Solutions

#### □ Analog Input Operating Modes and Controls

Analog Input Modes: Single Scan: A software or hardware sync initiates a single scan of all active

channels at the maximum conversion rate. As many as three target boards can be synchronized to a single initiator board.

Continuous Scan: Inputs are scanned continuously at the selected scan rate.

Selftest: Reference and loopback tests; autocalibration

Multiple-Channel: 4, 8, 16 or 32 channels per scan

Single-Channel: Any single channel can be selected for digitizing at the

maximum conversion rate.

Two-Channel: 2-Channel scan size.

Input Data Buffer: 32K-sample FIFO with 0000h-7FFEh adjustable threshold flag; DMA is supported

### ANALOG OUTPUT CHANNELS

#### **□** Output Characteristics:

Configuration: Four single-ended output channels. (Ordering option)

Voltage Ranges: Same as selected for analog inputs;  $\pm 10$ ,  $\pm 5$  or  $\pm 2.5$  Volts

Output Resistance: 1.0 Ohm, maximum

Output protection: Withstands sustained short-circuiting to ground

Load Current: Zero to  $\pm 3$ ma per individual channel

Load Capacitance: Stable with zero to 2000 pF shunt capacitance

Noise: 2.0mV-RMS, 10Hz-100KHz typical

Glitch Impulse:  $5 \text{ nV-Sec typical}, \pm 2.5 \text{V range}$ 

#### **□** Transfer Characteristics:

Resolution: 16 Bits (0.0015 percent of FSR)

Output Sample Rate: Software adjustable from 400SPS to 300KSPS per channel; 0.006SPS to 300KSPS

using both internal rate generators. DC to 300KSPS with hardware or software sync.

DC Accuracy: <u>Range Midscale Accuracy</u> <u>±Fullscale Accuracy</u>

(Maximum composite error,  $\pm 10V$   $\pm 2.7mV$   $\pm 3.0mV$  no-load)  $\pm 5V$   $\pm 1.9mV$   $\pm 2.2mV$ 

 $\pm 2.5 V$   $\pm 1.3 mV$   $\pm 1.7 mV$ 

Settling Time: 8us to 1LSB, typical with 50-percent fullscale step

Crosstalk Rejection: 85 dB minimum, DC-1000Hz

Integral Nonlinearity:  $\pm 0.004$  percent of FSR, maximum

Differential Nonlinearity:  $\pm 0.0015$  percent of FSR, maximum

# High Performance Bus Interface Solutions

#### □ Analog Output Operating Modes and Controls

Clocking Modes: Simultaneous Continuous Mode: Channel values in a designated channel group are

stored in an intermediate buffer, and then are transferred to the output DAC's when an output clock occurs. The clock can be generated either by the internal rate generator, by a software flag, or by an external hardware trigger. As many as three target boards

can be clock-synchronized to a single initiator board.

Simultaneous Burst Mode: A single function (i.e.: burst) is initiated by a software or hardware sync. During a burst, channel values in a designated channel group are stored in a transfer buffer, and then are transferred to the output DAC's each time a clock pulse is generated by the internal rate generator. The burst terminates when a

Burst End flag is encountered

Channel-Sequential Modes: Same as simultaneous modes, except each value in the data buffer is written immediately to the associated output DAC. The group-end flag

is ignored in this mode.

Channel Assignment: A 2-bit field in the output buffer assigns the associated data field to a specific output

channel.

Group End: A single bit in the output buffer indicates the last value in a channel group.

Burst End: A single bit in the output buffer indicates the last value in an output burst sequence.

Output Data Buffer: 32K-sample FIFO with 0000h-7FFEh adjustable threshold flag; DMA is supported

#### **RATE GENERATORS**

Analog outputs and inputs can be clocked from either of two independent rate generators, or both inputs and outputs can be synchronized to a single generator. Each rate generator uses a 16-bit adjustable frequency divider, and the two generators can be operated in series to provide very low clocking rates.

#### **DIGITAL I/O PORT**

The digital I/O port consists of 16 bidirectional data lines, one auxiliary input line and one auxiliary output line. An interrupt request can be generated in response to the auxiliary input. The data lines are organized as two data bytes, each of which can be configured independently as either an input or output byte. Standard TTL logic levels apply, with 20 ma source/sink capability per output line.

#### **PCI INTERFACE**

□ **Compatibility:** Conforms to PCI Specification 2.2, with D32 read/write transactions.

Supports "plug-n-play" initialization. Provides one multifunction interrupt. Supports DMA transfers as bus master. Supports Universal 5V/3.3V Signaling.

# High Performance Bus Interface Solutions

### MECHANICAL AND ENVIRONMENTAL SPECIFICATIONS

### Power Requirements

+5VDC ±0.2 VDC at 1.5 Amps, maximum

Maximum Power Dissipation: 6.5 Watts, Side 1; 1.0 Watt, Side 2

### □ Physical Characteristics

Height: 13.5 mm (0.53 in)
Depth: 149.0 mm (5.87 in)
Width: 74.0 mm (2.91 in)

Shield: Optional EMI shield available for Side 1.

### **□** Environmental Specifications

Ambient Temperature Range: Operating: 0 to +65 degrees Celsius inlet air.

Storage: -40 to +85 degrees Celsius

Relative Humidity: Operating: 0 to 80%, non-condensing

Storage: 0 to 95%, non-condensing

Altitude: Operation to 10,000 ft.

Cooling: Conventional convection cooling

#### ORDERING INFORMATION

Specify the basic product model number followed by an option suffix "-AB", as indicated below. For example, model number PMC-16AIO-41 describes a board with 4 output channels, and with a bezel and EMI shield installed.


Optional Parameter	Value	Specify Option As:
Number of Analog Outputs	No Output Channels	A = 0
	4 Output Channels	A = 4
EMI Shield (Recommended	No bezel or shield	B = 0
in high-noise environments)	Bezel & shield installed	B = 1
Custom Features	No Custom Features	C = 0
	16 High-Level ±60V analog input channels	C = 16HV60V
	68 pin Amp (SCSI-3), I/O connector	C = SCSI3

# **High Performance Bus Interface Solutions**

# **SYSTEM I/O CONNECTIONS**

**Table 1. System Connector Pin Functions** 

P5 ROW-A				P5 ROW-B	
IN	SIGNAL *	P	IN	SIGNAL	
34	ANA INP00 HI	3	34	ANA OUT00	
33	ANA INP00 LO **	3	33	OUTPUT RTN	
32	ANA INP02 HI	3	32	ANA OUT01	
31	ANA INP02 LO	3	31	OUTPUT RTN	
30	ANA INP04 HI	3	30	ANA OUT02	
29	ANA INP04 LO	2	29	OUTPUT RTN	
28	ANA INP06 HI	2	28	ANA OUT03	
27	ANA INP06 LO	2	27	OUTPUT RTN	
26	ANA INP08 HI	2	26	VTEST	
25	ANA INP08 LO	2	25	VTEST RTN	
24	ANA INP10 HI	2	24	DIGITAL RTN	
23	ANA INP10 LO	2	23	AUX DIGITAL IN	
22	ANA INP12 HI	2	22	AUX DIGITAL OUT	
21	ANA INP12 LO	2	21	DIG IO 00	
20	ANA INP14 HI	2	20	DIG IO 01	
19	ANA INP14 LO	1	19	DIG IO 02	
18	INPUT RTN	1	18	DIG IO 03	
17	INPUT RTN	1	17	DIG IO 04	
16	ANA INP16 HI	1	16	DIG IO 05	
15	ANA INP16 LO	1	15	DIG IO 06	
14	ANA INP18 HI	1	14	DIG IO 07	
13	ANA INP18 LO	1	13	DIG IO 08	
12	ANA INP20 HI	1	12	DIG IO 09	
11	ANA INP20 LO	1	11	DIG IO 10	
10	ANA INP22 HI	1	10	DIG IO 11	
9	ANA INP22 LO		9	DIG IO 12	
8	ANA INP24 HI		8	DIG IO 13	
7	ANA INP24 LO		7	DIG IO 14	
6	ANA INP26 HI		6	DIG IO 15	
5	ANA INP26 LO		5	DIGITAL RTN	
4	ANA INP28 HI		4	SYNC OUTPUT	
3	ANA INP28 LO		3	DIGITAL RTN	
2	ANA INP30 HI		2	SYNC INPUT	
1	ANA INP30 LO		1	DIGITAL RTN	



<sup>\*\*</sup> Analog inputs are shown for the differential input mode. In single-ended mode, LO inputs become consecutive odd-numbered channels, beginning with ANA INP 01 replacing ANA INP 00 LO, etc.




Figure 2. System Input/Output Connector

#### **System Mating Connector:**

68-Pin 2-row 0.050" dual-ribbon cable socket connector: Robinson Nugent #P50E-068-S-TG, or equivalent.

#### -SCSI3 OPTION:

68-pin AMP SCSI-3 connector. AMP# 749621-7 or equivalent.

General Standards Corporation assumes no responsibility for the use of any circuits in this product. No circuit patent licenses are implied. Information included herein supersedes previously published specifications on this product and is subject to change without notice.

# General Standards Corporation High Performance Bus Interface Solutions