VME-3123A Specifications

16-bit High Throughput Analog Input Board 16 Channels with Simultaneous Sample-and-Hold Inputs

Features:
- 16 differential analog input channels
- Software-selectable as 1, 2, 4, 8, or 16 active channels
- 16-bit A/D converters; one per channel
- Simultaneous sample-and-hold inputs
- High throughput
  - 1,600 kHz aggregate sample rate
  - 100 kHz per channel; 200 kHz with channel pairing
- Digital calibration; no channel trimmers
- Built-in-Test; internal references applied to channel inputs; all active devices tested
- Large data buffer; up to 4 million data samples
- Transient capture mode triggering on input signal

Applications:
- Continuous sampling mode
- Triggering capabilities
  - Internal, external, VME host triggering, or multiboard synchronous
- ±10 V, ±5 V input ranges with bipolar option and +10 V, +5 V input ranges with true unipolar option
- Selectable delay
- Low pass filters for antialiasing
- Interrupter

- Precision voltage monitoring
- Data acquisition systems
- Control systems
- Automatic test equipment (ATE)
- Trainers and simulators
### Functional Characteristics

**Introduction:** The VME-3123A analog input board provides 16 high accuracy differential analog input channels with high throughput 16-bit analog-to-digital (A/D) conversion rates to 1.6 million samples per second. Each input is equipped with a dedicated sample-and-hold amplifier, a fourth-order antialiasing filter, and a precision 16-bit A/D converter.

Digitized samples are accumulated in a data buffer until retrieved by the system. Buffer size is software controlled from one sample to 4 million samples.

Accuracy is optimized with the use of correction values for gain and offset that are applied in real-time, and determined during a host-controlled calibration mode. Calibration can be performed at any time without removing the board from the system. Calibration uses internal precision voltages (a built-in-test feature) applied to all input channels to determine the correction values. A test mode as well as the host have access to the voltages for BIT purposes.

**Compliance:** This board complies with the VMEbus specification (ANSI/IEEE 1014-1987 IEC 821 and 297) with the following mnemonics:

- **Addressing:** A32, A24, A16
- **Address Modifiers:** 0F, 0D, 0B, 09, 3F, 3D, 3B, 39, 2D, 29
- **Data Transfers:** D32: D16: D08 (EO): D08 0: BLT
- **Control Register Transfers:**
  - Hardware Registers: D16, D08 (EO)
  - Firmware Registers: D16 (WRITE)
- **Interrupts:** I(1) to I(7) ROAK, with D08 0 vector
- **Form Factor:** 6U

**Board Address:** The physical base address for the board’s data buffer is software selected by onboard registers in short I/O space. The standard and extended windows into the data buffer can be enabled/disabled through registers in short I/O space.

**VME Access:** Address modifier bits are enabled in short I/O registers and decoded to support both nonprivileged, supervisory, or both access modes.

**Data Transfers:** Conversion data is retrieved from the data buffer through the memory-mapped data space, commencing with the first conversion sample and proceeding in sequence through the last sample in the buffer.

**Built-in-Test:** Precision internal reference voltages can be substituted for the field inputs at all channels simultaneously.

**System Reset:** After a system reset occurs, the board enters an IDLE operating mode in which the board sample clock is chosen as the sampling source, and the buffer sizes are maximized with all channels enabled. The board does not acquire data in IDLE mode. The front panel LED indicator is turned ON at reset.

**Calibration:** This board calibrates itself under host control and then uses the gain and offset coefficients during signal acquisition. This eliminates the need for gain and offset trim potentiometers, and provides a software solution to calibrating the board. Calibration is performed when the host changes the operating mode to CAL and consists of routing precision reference voltages to the channel inputs, reading the associated 16-bit analog-to-digital converter (ADC), determining the gain and offset coefficients, and storing them on onboard volatile memory. During data acquisition, the A/D data in a particular channel is multiplied by the gain coefficient and added to the offset coefficient. This corrected data is then written to the data buffer.

**Note:** Calibration is under host control and does not occur during powerup.
VME-3123A 16-bit High Throughput Analog Input Board with 16 Channels with Simultaneous Sample-and-Hold Inputs

Electrical Characteristics

(Specified at +25 °C and rated supplies, unless otherwise noted.)

**Analog Inputs:**
Input Configuration: Sixteen differential input channels, with dedicated sample-and-hold per channel. Optional 8-channel configuration available; see the Ordering Options.

A/D Converters: 16-bit A/D converter per channel

Voltage Ranges: ±5 and ±10 V full scale for Bipolar option, +5 and +10 V for Uni-polar option, software-selectable

Offset Voltage and Drift: ±375µV, ±5µV/°C RTI

Bias Current and Drift: ±55 ±1 nA/°C

Input Impedance (minimum):

<table>
<thead>
<tr>
<th>Condition</th>
<th>DC Input</th>
<th>AC Input</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power ON</td>
<td>220 M</td>
<td>5 K</td>
</tr>
<tr>
<td>Power OFF</td>
<td>12 K</td>
<td>5 K</td>
</tr>
</tbody>
</table>

Note: Impedances are provided for 24 kHz filter option board. AC Impedance measured at 1 kHz

Common-Mode Voltage (CMV): (VCM + (VDIFF/2)(G)): ±12 V

Common-Mode Rejection Ratio (CMRR): DC to 60 Hz with 350Ω source unbalance

<table>
<thead>
<tr>
<th>Option and Range</th>
<th>Minimum</th>
<th>Typical</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bipolar</td>
<td>±10V</td>
<td>74dB</td>
</tr>
<tr>
<td></td>
<td>±5V</td>
<td>82dB</td>
</tr>
<tr>
<td></td>
<td>+10V</td>
<td>77dB</td>
</tr>
<tr>
<td>Uni Polar</td>
<td>+5V</td>
<td>88dB</td>
</tr>
</tbody>
</table>

Noise: 1,000µVRMS, RTI at 240 Hz

Over voltage: Protected to ±40 V sustained.

Crosstalk: DC to 1 kHz

Transfer Characteristics

**Resolution:** 16-bit

**Gain Accuracy:**

<table>
<thead>
<tr>
<th>Polarity</th>
<th>Range</th>
<th>Accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bipolar</td>
<td>±10 V</td>
<td>±0.008%</td>
</tr>
<tr>
<td></td>
<td>±5 V</td>
<td>±0.007%</td>
</tr>
<tr>
<td>Unipolar</td>
<td>0-10 V</td>
<td>±0.015%</td>
</tr>
<tr>
<td></td>
<td>0-5 V</td>
<td>±0.012%</td>
</tr>
</tbody>
</table>

Note1: Above specifications are after calibration to internal reference voltages

Note2: Based on an average of 1024 samples.

Gain Accuracy Drift: ±21 PPM/°C ±0.005 percent/year. Drift errors can be removed with recalibration.

**Sampling Rate:** 1,600 KSPS (thousand samples per second) maximum aggregate rate. Per-channel rate software controlled from 381 to 100,000 SPS. The per-channel rate can be doubled to 200,000 SPS by pairing input channels (0 and 8, 1 and 9, etc.) when using a 16-channel board with a net reduction in available channels.

**Sampling Delay:** Internal clock – 40 ns (typical), External clock – 70 ns (typical), Multiboard – 100 ns (typical)

Board-to-board sample time difference – 50 ns maximum

Sampling Jitter: 0 to 3 ns (0 to 15 ns if channel pairing is used to achieve a 200 KSPS per channel sample rate)

Data Latency: The user should note the data deposited into DRAM from the analog section will correspond to the (n-1) sample. When a sample pulse is generated, the ADC converts the sampled analog input and simultaneously transmits the previously converted sample to the Digital Signal Processor to correct and place in DRAM. The latency from the sample pulse to the availability of the n-1 sample will be less than 20µs.

Internal Bit References: ±9.9800VDC, ±4.99VDC with 20µVRMS noise ±0.003 percent ±15PPM/°C ±0.002 percent/year

Bandwidth: DC to specified filter frequency. The No Filter option provides a minimum bandwidth of DC to 40 kHz.

Large Signal Bandwidth: 1 kHz (no filter) with 10 V peak

Small Signal Bandwidth: 40 kHz (no filter) 1 V pk-pk

Low Pass Input Filters: Fourth-order low pass filters with corner frequencies of 240 Hz, 2.4 kHz, or 24 kHz, ±25 percent. Available with Bessel or Butterworth response. (See the Ordering Options.)

1^RTI = Referred to inputs.
Access and Cycle Times

**Access Time**: Time (DSA* to DTACK*)
**Cycle Time**: Time (DSA* to DSA*)

**Hardware Registers**: 250 ns Access Time
**Firmware Registers**: 3.5μs Access Time (maximum), 2.5μs (typical)

**Note**: Firmware registers are used for nonreal-time operations and are available only during IDLE mode.

**Non-BLT DRAM Memory**: 380 ns Access Time, 750 ns Cycle Time

**BLT DRAM Read Access**:
- 1st Transfer – 430 ns Access Time, 640 ns Cycle Time
- 2nd - 256th Transfer – 100 ns Access Time, 260 ns Cycle Time

**Note**: The VME must compete with refresh operations and input data deposits through arbitration for control of the DRAM. Refresh operations occur at 16μs intervals and hold the DRAM for 300 ns. A 16-channel burst of analog input data will occupy the DRAM for 1.5μs (two bursts of 750 ns each) and occurs at the host-selected sampling rate during modes when the board is digitizing data. The VME has the lowest priority.

Control

**Sample Clock**: All active inputs are sampled (that is, enter Hold sample mode) simultaneously in response to sampling clock which is controlled by three control bits in a control register.

**Internal**: Onboard timer generates a periodic clock at software-selectable rates from 381 to 100,000 samples per second (clocks per second); to 200,000 CPS on a 16-channel board with channel pairing.

**I/O Sample Clock**: Clock is generated by setting a control register bit.

**External Master**: A front panel TTL-level input is available as an external clock. It can be software selected to generate a conversion on either the rising or falling edge. Front panel multiboard sample clock signals are used to synchronize multiple boards. Multiple boards will be sampled within 100 ns of the external master clock and within 50 ns of each other.

**External Slave**: Front panel multiboard sample clock inputs allow the VME-3123A to be set up as a slave and clocked in tandem with a master board. The slave boards will be sampled within 100 ns of the external master clock and within 50 ns of each other. Up to two slave boards may be used as slaves in tandem with a master board.

**2x (Channel Pairing)**: Provides alternate clocking of upper and lower 8 channels to support channel pairing (16-channel board only). Available for internal timer and external master clocks.

**Operational Modes**: The board uses five modes to perform a variety of tasks. They are listed as follows:
- **Idle**: Host initialization
- **Burst**: Used for capturing transient waveforms, uses triggers
- **Continuous Sample**: Continuous data stream that does not use triggers.
- **Calibration**: Determines correction coefficients
- **Test**: Performs self-test on analog input section and DRAMs

**Trigger**: Two bits in a control register determine the starting point for the data in the buffer when using burst mode. The buffer is continuously filled and the trigger marks the starting address for the desired position in the data buffer. The position of the trigger is user selected to be at the beginning, end, or middle of the buffer. The trigger is not to be used in continuous sample mode.

**Built-in-Test**: Three control bits are used to select one of the following inputs to all channels:
- **Normal field inputs**
  - +9.9800 VDC
  - -9.9800 VDC
  - +4.9900 VDC
  - -4.9900 VDC
  - Zero

**Calibration**: A board calibration sequence is performed upon host command. The calibration constants are accessible by the VME. Calibration elapsed time is approximately 8s.

**Front Panel Indicator**: A single control bit turns the front panel LED indicator ON or OFF. The indicator is turned ON automatically after any RESET operation.

**CSR Reset**: The board uses two bits in a hardware control register to perform hardware reset and Halt functions.

**Active Channels**: The active channels are selected by setting the corresponding bit in a 16-bit channel enable register. The host may enable channels in groups of 1, 2, 4, 8, or 16 active channels. The channels may be selected in any combination as long as the aforementioned groupings are adhered to. (An active channel is one which is digitized and stored in the data buffer.)

**Buffer Size**: Five control bits configure the data buffer size from one data sample to 4 million samples.

**Sampling Rate**: In the Internal Sample Clock Mode, fourteen bits control the sampling rate from 381 to 100,000 SPS (200,000 SPS available with channel pairing on the 16-channel board only).

In all sample clock modes other than the internal mode, the sampling rate is controlled from zero to 200,000 SPS by external clock sources.

**Buffer Flag Control**: Two interrupt control bits (A and B) can be used by the host to determine when the data buffer is 50 or 100 percent filled. The interrupt request can be enabled for interrupt operation or disabled, and the A and B status bits polled by the host.

---

2 Channel pairing is implemented by (a.) wiring input channels together in groups of two and (b.) by selecting the 2x mode, which effectively doubles the per-channel sample rate. The channel pairing option is only available on the 16-channel board.
VME-3123A 16-bit High Throughput Analog Input Board with 16 Channels with Simultaneous Sample-and-Hold Inputs

Physical/Environmental

Dimensions: Standard VME double height board (160 x 233.5 mm)

Temperature: 0 to 65 °C, operating, -25 to +85 °C, storage

Relative Humidity: 20 to 80 percent, noncondensing

Cooling: Normal VME chassis forced air circulation

Power Requirements: +5 VDC (+5/-2.5 percent) at 3.0 A maximum

MTBF: Contact Factory

Trademarks

All registered trademarks are the property of their respective owners.

Figure 1. VME-3123A Functional Block Diagram

GE Fanuc Intelligent Platforms Information Centers

Americas:
1 800 322 3616 or 1 256 880 0444

Asia Pacific:
86 10 6561 1561

Europe, Middle East and Africa:
+49 821 5034-0

Additional Resources

For more information, please visit the GE Fanuc Intelligent Platforms web site at:
www.gefanuc.com