32-bit Optically Isolated Change-of-State (COS) Input Board with Sequence-of-Events (SOE)

Features:

- 32 channels of optically isolated digital Change-of-State (COS) inputs connected through the VME P2, rows A and C
- Input voltage range is field configurable on a channel-by-channel basis (5V, 12V or 24-28V)
- Front panel LED status indicator for each input
- COS detection is programmable on an individual channel basis
- Contact debounce is software selectable
- COS data is captured in 512 states deep FIFO
- Programmable interrupt vector
- Sequence-of-Event (SOE) monitoring
- Front panel inputs for configurable counter/quadradture input with daisy chaining capability
- Available with either a standard VME front panel or the IEEE 1101.10 front panel (see ordering options)
VMIVME-1184 32-bit Optically Isolated Change-of-State (COS) Input Board with Sequence-of-Events (SOE)

Introduction:
The VMIVME-1184 is an optically isolated 32-channel input board with Change-of-State (COS) interrupt capabilities. The interrupt control logic can be programmed to issue an interrupt upon specific state changes. The user selects the state change to use by programming the Control and Status Register (CSR) for the desired activity. The VMIVME-1184 board will store up to 512 state changes when COS logic is enabled, preventing the board from losing a state change during interrupt servicing.

Sequence of event data may be correlated to an internal counter register. This counter may be clocked from an external pulse input through the front panel connection. Alternatively, this counter may be configured for quadrature input signal from two pulse inputs. The pulse input may be connected to additional VMIVME-1184s in daisy chain fashion such that the counters are synchronized to the same count rate and value. The board supports byte, word and longword data transfers.

Input Organization:
The input data is arranged in the FPGA as four input ports, 8 bits wide. The data ports are accessible on 8-, 16-, or 32-bit boundaries.

VMEbus Compliance:

Board Type:
Slave

Board Size:
6U (166 x 233.4mm)

Addressing Scheme:
A bank of switches is used to select the base address of the board. This address may be supervisory or non-privileged. For detailed information about these registers and their relationship to the base address of the board, see “Programming” in the VMIVME-1184 Product Manual.

Functional Characteristics

Addressing:

<table>
<thead>
<tr>
<th>Mode</th>
<th>Responding Modifiers</th>
</tr>
</thead>
<tbody>
<tr>
<td>A24</td>
<td>0x39, 0x3D</td>
</tr>
<tr>
<td>A16</td>
<td>0x29, 0x2D</td>
</tr>
</tbody>
</table>

Data Transfers Available: D32, D16, D08 (EO)

COS Data Transfers: D32

Bus Interrupter:
Interrupt Levels: I (1) to I (7)
Interrupt Release: ROAK, ROFE*
Interrupt Vector: D08 (O)

NOTE: *Release-On-FIFO-Empty

Input Characteristics

Inputs: The VMIVME-1184 inputs are optically isolated and can be configured for Voltage Sensing or Contact Sensing. For applications requiring sensing contacts, external or onboard power source can be used to provide excitation current for the optical device. The front panel inputs for the counter are not optically isolated and can be provided as either differential or single ended signals.

Each bank of eight channels of the VMIVME-1184 can be field configured for either Voltage Sensing or Contact Sensing inputs. The input configurations for each of these is shown in Figure 2 and Figure 3. Contact Sensing is enabled by installing pull-up SIP resistor packs. This allows a single board to support Contact or Voltage Sensing on a bank of eight channels basis, using either of two external voltages or the VMEbus +5 or +12 voltages. The Voltage Sensing mode does not utilize onboard pull-ups.

There are two wetting voltage input pins that can be applied on byte boundaries. The inputs are provided on the P2 connector. Through the use of switches, channel 31 or 32 can be sacrificed and the HIGH inputs used to supply a wetting voltage to any bank of channels. The LOW side of these two channels can be switched to provide logic ground from the VMIVME-1184 back to the switch.

Field configurable switches are used to select the input voltage range for each channel. This allows each channel to be individually configured for input voltage threshold. See Table 1 for the Electrical Input Specification.

Isolation: VMEbus P2 pin-to-pin = 70V max

Input Connector Type: P2 User Inputs (rows A and C).

Built-in-Test (BIT): BIT is provided in the board’s Control Register. A front panel Fail LED is illuminated at power up and can be extinguished under program control upon successful completion of diagnostics.

Type: VMEbus slave/interrupter

Levels: Any of the seven available interrupt levels
Table 1. Electrical Input Specifications

<table>
<thead>
<tr>
<th>Input Voltage</th>
<th>Threshold Low (V)</th>
<th>Threshold High (V)</th>
<th>Contact Sensing*</th>
<th>Voltage Sensing (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5VDC Max 7VDC</td>
<td>1.7</td>
<td>3.4</td>
<td>20</td>
<td>1.0</td>
</tr>
<tr>
<td>12VDC Max 15VDC</td>
<td>3.3</td>
<td>8.2</td>
<td>45</td>
<td>0.9</td>
</tr>
<tr>
<td>24VDC Max 34VDC</td>
<td>6.0</td>
<td>17</td>
<td>90</td>
<td>0.8</td>
</tr>
<tr>
<td>28VDC Max 34VDC</td>
<td>6.0</td>
<td>17</td>
<td>104</td>
<td>0.9</td>
</tr>
</tbody>
</table>

Note: Maximum input voltages should not be exceeded.
* Purely dependent upon the value of SIP resistor placed in the socket.
Factory provided and installed SIP resistor is 270 ohms.

Interrupt Event: The COS FIFO is assigned an interrupt level and an interrupt vector. Any Change-of-State causes an interrupt to be generated at the assigned level.

Interrupt Enable: An interrupt enable bit is provided for each channel.

COS Selection: Two control bits per input channel are provided in the CSR to control the type of Change-of-State interrupts desired. These types are:
(1) no interrupts (input data only), (2) falling edge only, (3) rising edge only, and (4) any transition.

COS Select State

<table>
<thead>
<tr>
<th>SEL B</th>
<th>SEL A</th>
<th>COS Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No Interrupts</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Rising Edge Only</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Falling Edge Only</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Any Transition</td>
</tr>
</tbody>
</table>

COS Data and SOE: The COS data is stored in a FIFO 512 bytes deep. This data is available at the addresses listed in the “Programming” section of the VMIVME-1184 Product Manual. Sequence-of-Events stores the state of a channel before and after each event for comparison.

An external clock signal applied to the front panel input may be used to assign a sequence number to events. This signal may be used to synchronize multiple VMIVME-1184 boards for applications requiring correlation of more than 32 signals.

Physical/Environmental Specifications

Dimensions: 6U dual slot Eurocard form factor
Height: 9.2 in. (233.4mm)
Depth: 6.3 in. (160mm)

Temperature:
Operating: -5 to +70° C
Storage: -20 to +85° C

Humidity: 20% to 80% relative, noncondensing

Cooling: Forced air convection of 200 LFM or more

Power Requirements: +5VDC (±5 percent), 1.0A (typical)
External Voltage and Current requirements are determined by the value of the user-installed pull-up SIP and the number of active banks and channels using that reference (refer to Figures 2 and 3).

MTBF: <TBD>

Trademarks
All registered trademarks are the property of their respective owners.
VMIVME-1184 32-bit Optically Isolated Change-of-State (COS) Input Board with Sequence-of-Events (SOE)

Figure 1. VMIVME-1184 Functional Block Diagram

Figure 2. User Input Connection Circuit (Channels 0 through 29)

<table>
<thead>
<tr>
<th>Rs1 Resistance</th>
<th>5V</th>
<th>1.02K</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>3.23K</td>
<td></td>
</tr>
<tr>
<td>24/28V</td>
<td>8.57K</td>
<td></td>
</tr>
</tbody>
</table>

Installing a SIP resistor converts a bank of eight (8) channels from "Voltage Sense" to "Contact Sense"
Bank 1 = channels 1-8
Bank 2 = channels 9-16
Bank 3 = channels 17-24
Bank 4 = channels 25-32
**NOTE:** Channel 32 uses Vext #2

Figure 3. User Input Connection Circuit (Channel 31)