

# ASF-PC104-2

## MIL-STD-1553 Interface

### **Features**

2 dual redundant 1553 channel featuring 100% independent operation as one of the following:

- Bus Controller
- Remote Terminal
- Dual Function Bus Monitor

#### **Bus Controller**

- Programmable frame lists
- BC-RT, RT-BC, RT-RT
- Mode codes, broadcasts, and time delays

#### **RT Functionality**

- RT level protocol selection
- RT definition tables
- Programmable response time
- Optional multiple RT support

#### **Bus Monitor**

- Map monitoring
- Sequential monitoring
- Time stamped
- Double buffered
- Error tables
- Definable monitoring

#### Architecture

- On-the-fly data structures
- BC and RT link lists
- High-speed DSP
- Flexible memory structure

#### Software Support

- Complimentary drivers for most operating systems
- Integrated Avionics Library, including source code



**ASF-PC104-2** is a flexible interface providing a single function, dual channel, dual redundant MIL-STD-1553 interface to the PC/104 backplane. This Advanced Single Function (ASF) architecture provides independent operation as a Bus Controller (BC), Remote Terminal (RT), or dual function Bus Monitor (BM). The MRT option allows multiple RT capability. The ASF-PC104-2 interface equips the PC/104 bus system with a complete 1553 interface. This includes 1553A/1553B selections, pointer-driven transmit and receive buffers and extensive programmable event interrupts.

BC simulation structures consist of linked lists of 1553 command messages: BC-to-RT, RTto-BC, RT-to-RT, mode code, broadcast and time delay block transmissions. We define RT simulation as a simple series of pointers to RT definition tables. The RT definition tables in turn point to control data buffers. We define the bus activity we want to monitor in both the Map and Sequential monitoring modes. This provides user defined linked lists of data buffers and sequential 1553 activity. The user can time stamp and/or double buffer the 1553 activity. Both monitoring modes perform broad error monitoring. They also provide a comprehensive error table that the host processor can read at any time.

#### Hardware Overview

SBS bases the ASF interface upon an advanced high-speed DSP, programmable logic and dual port RAM. It delivers a highly reliable hardware platform that is feature rich and user friendly. Through the 128 kB of dual port RAM, the host processor has access to set up, monitor, and change the 1553 interface data structures at any time. Link-list memory architecture allows the user to structure interface memory usage for the maximum in flexibility and usefulness.

#### Software Support Overview

SBS distributed software includes host processor device drivers to the dual port control and data structures as well as an application layer to these structures. SBS also provides low-level drivers for most operating systems, and the Integrated Avionics Library with source code, with the interface at no additional cost.



## **Specifications**

#### ASF Functionality Bus Controller (BC)

- BC Retry
- Minor frame timing and message scheduling
- Intermessage gap selectable
- Programmable delay gaps and null BC blocks
- Multiple BC data buffers in a linked list structure
- Programmable RT no-response timeout

#### Remote Terminal (RT)

- RT and all subaddresses supported
- Transmit/Receive buffers for each subaddress
- Multiple RT data buffers in a linked list structure
- Programmable RT response time and no-response selection
- Auto Boot

#### **Map Monitoring**

- Multiple linked buffers for each transmit/receive subaddress
- Mapped buffers read by host processor as time permits
- Number of buffers per transmit/receive subaddress is programmable or user definable to account for various host speeds

#### **Sequential Monitoring**

 Host driver selected messages are double buffered

#### Corporate Headquarters

7401 Snaproll NE Albuquerque, NM 87109 Tel 505-875-0600 Fax 505-875-0400 Email info@sbs.com

## ASF-PC104-2

### Configurations

Model Number	Configuration
ASF-PC104-2	Dual Channel 1553 to PC/104 interface, Extended Temp.
ASF-PC104-2/I	ASF-PC104-2 with IRIG B Time Receiver
MRT	Multiple RT capability (add /MRT to product number)
-	Transmit disable option

- Messages timed stamped with a 1 µs 32-bit clock
- Standard firmware performs broad error monitoring
- Comprehensive error table readable at any time by host processor

#### Self Test

- Power-up test with status register report
- BIT-RAM and encoder/decoder test
- Run-time health status register
- Unit Test application for 1553 bus functionality

#### Inputs/Outputs

Bi-directional external trigger

#### PC/104 Functionality

- PC/104 bus
- D16 transfer modes
- Memory mapped
- Port addressing
- Selectable interrupt request

#### **Interface Connections**

 Connector Provided SBS P/N 111-9900-06 Vendor P/N 746285-1 Conn, Cable AMP

#### European Headquarters

Memminger Str. 14 D-86159 Augsburg, Germany Tel +49-821-5034-0 Fax +49-821-5034-119 Email sales@sbs-europe.com

For additional contact information, please visit our web site at www.sbs.com

Specifications subject to change without notice. All trademarks and logos are property of their respective owners. ©2005 SBS Technologies, Inc. ABQ20051026

#### Interface Card Specifications

- Maximum power consumption: 5 V @ 750 mA
- Extended operating temperature: -40° C to +85° C
   ≤ 95% rH non-condensing
- Mechanical: PC/104 Interface
  Length 3.8" Width 3.6" Thickness
  0.6"

Weight: 2.6 ounces

## Software and Documentation Support

- Low-level drivers for most operating systems
- Integrated Avionics Library with source code
- Borland and Microsoft® C Compiler compatible
- Hardware and Integrated Avionics Library documentation included on CD. Hard copies of the documentation are available upon request.

#### **Customer Support**

- Two-year warranty
- Extended warranties available
- Driver and library upgrades
- Over 18 operating systems supported on various platforms

