

PMC-DX501/DX2001 Reconfigurable FPGA with TTL I/O

- PMC-DX501: 64 TTL I/O, 6,912 logic cells
- PMC-DX2001: 64 TTL I/O, 24,192 logic cells

PMC-DX501 and PMC-DX2001 modules provide users with the capability to implement complex, customized digital I/O board solutions. Application-specific logic routines and algorithms can be downloaded into the on-board reconfigurable FPGA to control operation of the I/O channels.


These modules are ideal for advanced TTL I/O functions. Typical uses include hardware simulation, in-circuit diagnostics, and communication processing. Modules are able to generate recipe-based responses to input stimulus and to translate communication protocols.

Powerful and versatile, these PMC modules are designed around a reconfigurable FPGA, the Xilinx® Virtex®-II. The PMC-DX501 has the 6,912 logic cell package, while the PMC-DX2001 uses the 24,192 logic cell version. Both DSP-capable FPGAs feature versatile logic resources, large on-chip memories, and a high-speed interface.

The PCI bus interface is handled by a PLX® PCI 9056 device which provides 32-bit 66MHz bus mastering with dual-channel DMA support.

Features

- 64 bi-directional TTL I/O lines
- Customizable FPGA with 6,912 or 24,192 logic cells (Xilinx Virtex-II XC2V500 or XC2V2000)
- FPGA code loads from PCI bus or flash memory
- 256K x 36-bit SRAM memory
- Supports dual DMA channel data transfer to CPU
- Supports both 5V and 3.3V signalling
- Extended temperature option (-40 to 85°C)



Download your own logic programs and algorithms into the on-board user-configured FPGA to quickly create a custom digital I/O module.

Specifications

FPGA

FPGA: Xilinx Virtex-II FPGA

PMC-DX501: XC2V500 FPGA with 6,912 logic cells

PMC-DX2001: XC2V2000 FPGA with 24,192 logic cells

FPGA configuration: Downloadable via PCI bus or from flash memory.

Input/output signals: 64 TTL lines.

Example FPGA program: VHDL provided implements interface to PCI bus IC, interface to SRAM, PLL control, and digital I/O control. Program requires user proficiency with Xilinx software tools. See [Engineering Design Kit](#).

Digital I/O

I/O channel configuration: 64 bidirectional TTL transceivers.
Direction controlled as signal pairs.

Reset/power-up condition: All channels default to input.

Digital Input

Input voltage range: 0 to 5V DC.

Input signal threshold:

Low to high: 3.5V typical.

High to low: 1.5V typical.

Digital Output

Output voltage range: 0 to 5V DC.

Output ON current range: -32 to 32mA.

Engineering Design Kit

Provides user with basic information required to develop a custom FPGA program. Kit must be ordered with the first purchase of a PMC-DX module. (see [Design Kit](#) for details)

PMC Compliance

Conforms to PCI Local Bus Specification, Revision 2.2 and CMC/PMC Specification, P1386.1.

Electrical/Mechanical Interface: Single-Width Module.

PCI bus clock frequency: 66MHz.

32-bit PCI Master: Implemented by PLX PCI 9056 device.

Signaling: 5V and 3.3V compliant.

Interrupts (INTA#): Interrupt A is used to request an interrupt.

Environmental

Operating temperature: 0 to 70°C or -40 to 85°C (E versions)

Storage temperature: -55 to 105°C.

Relative humidity: 5 to 95% non-condensing.

Power: Consult factory. Operates from 3.3V supply.

MTBF: MIL-HDBK-217F Notice 2.

PMC-DX501: 1,118,153 hours at 25°

PMC-DX2001: 1,112,064 hours at 25°

Ordering Information

PMC FPGA Modules

PMC-DX501: TTL I/O module with 6,912 logic cells

PMC-DX501E: PMC-DX501 with extended temp. range

PMC-DX2001: TTL I/O module with 24,192 logic cells

PMC-DX2001E: PMC-DX2001 with extended temp. range

PMC-DX-EDK: Engineering Design Kit (one kit required)

Software (see [software documentation](#) for details)

PMCSW-API-VXW: VxWorks® software support package

PCISW-API-QNX: QNX® software support package

PCISW-API-WIN: Windows® DLL software support

PCISW-LINUX: Linux™ support (website download only)

Accessories (see [accessories documentation](#) for details)

5025-288: Termination panel, SCSI-3 connector, 68 screw terminals

5028-432: Cable, shielded, SCSI-3 connector both ends

All trademarks are the property of their respective owners.