PMC Modules



PMC-CX1002RE/2002RE Conduction-Cooled Reconfigurable FPGA with Differential I/O

- PMC-CX1002RE: 32 diff. I/O; 11,500 logic cells
- PMC-CX2002RE: 32 diff. I/O; 24, 192 logic cells

These modules provide users with the capability to implement complex, customized digital I/O solutions. Application-specific logic routines and algorithms can be downloaded into the on-board reconfigurable FPGA to control operation of the I/O channels.

Both models are ideal for advanced differential RS422/485 I/O functions. Typical uses are hardware simulation, in-circuit diagnostics, and communication processing. Modules are able to generate recipe-based responses to input stimulus and to translate communication protocols.

Powerful and versatile, these PMC modules are designed around a reconfigurable FPGA, the Xilinx® Virtex®-II. Two versions are available with either 12K or 24K logic cells. Both DSP-capable FPGAs feature adaptable logic resources, large on-chip memories, and a high-speed interface. Dual-port memory is provided for DMA. Conduction cooling or standard -40 to 85°C operating temperatures are supported.

The PCI bus interface is handled by a PLX® PCI 9656 device which provides 64-bit 66MHz bus mastering with dual-channel DMA support.

Features

- 32 bi-directional RS422/485 differential I/O lines
- Rear I/O connection
- Customizable FPGA with 11,500 or 24,192 logic cells (Xilinx Virtex-II XC2V1000 or XC2V2000)
- FPGA code loads from PCI bus or flash memory
- 256K x 36-bit dual ported SRAM memory
- Supports dual DMA channel data transfer to CPU
- Supports both 5V and 3.3V signalling
- Extended temperature operation (-40 to 85°C)

All trademarks are the property of their respective owners.

Acromag, Inc. • PO Box 437, Wixom, MI 48393

Phone: 248-295-0310 • Fax: 248-624-9234 • solutions@acromag.com • www.acromag.com

Environmental

Operating temperature: -40 to 85°C Storage temperature: -55 to 105°C. Relative humidity: 5 to 95% non-condensing. Power: Consult factory. Operates from 3.3V supply. MTBF: MIL-HDBK-217F. Notice 2. PMC-CX1002RE: 991,395 hours at 25°C PMC-CX2002RE: 994,589 hours at 25°C

Ordering Information

PMC FPGA Modules

PMC-CX1002RE: Differential I/O with 11,500 logic cells PMC-CX2002RE: Differential I/O with 24,192 logic cells PMC-CX-EDK: Engineering Design Kit (one kit required)

Software (see software documentation for details) PMCSW-API-VXW: VxWorks[®] software support package

PCISW-API-QNX: QNX[®] software support package

PCISW-API-WIN: Windows® DLL software support

PCISW-LINUX: Linux[™] support (website download only)

Accessories (see <u>accessories documentation</u> for details) 5025-288: Termination panel, SCSI-3 connector, 68 screw terminals

5028-432: Cable, shielded, SCSI-3 connector both ends

Differential driver output voltage with 50 ohm load: Common mode output voltage: 3V maximum:

Download your own logic programs and algorithms into the on-board user-configured FPGA to quickly create a custom digital I/O module.

8400- 461b Printed in USA 03/07 Copyright © 2007 Acromag, Inc. Data subject to change without notice

Specifications

FPGA: Xilinx Virtex-II FPGA

PMC-CX1002RE: XC2V1000 FPGA with 11,500 logic cells

PMC-CX2002RE: XC2V2000 FPGA with 24,192 logic cells

FPGA configuration: Downloadable via PCI bus or from flash

Input/output signals: 32 differential lines via P4 connector.

ware tools. See Engineering Design Kit.

I/O channel configuration: 32 bi-directional differential

signals. Direction is controlled independently.

Termination resistors: 120 ohm termination resistor

Provides user with basic information required to develop a custom FPGA program. Kit must be ordered with the first

Conforms to PCI Local Bus Specification, Revision 2.2 and

Electrical/Mechanical Interface: Single-Width Module.

64-bit PCI Master: Implemented by PLX PCI 9656 device.

Interrupts (INTA#): Interrupt A is used to request an interrupt.

purchase of a PMC-CX module. (see Design Kit for details)

1.5V minimum, 5V maximum.

Minimum input resistance: 96k ohms.

networks are installed in sockets.

CMC/PMC Specification, P1386.1.

PCI bus clock frequency: 66MHz.

Signaling: 5V and 3.3V compliant.

Engineering Design Kit

PMC Compliance

Example FPGA program: VHDL provided implements interface

to PCI bus IC, interface to SRAM, PLL control, and digital I/O control. Program requires user proficiency with Xilinx soft-

FPGA

memory.

Digital I/O